



Fig. 2. Schematic Circuit of Receiver.